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Digital Computer Laboratory 
Massachusetts Institute of Technology 
Cambridge, Massachusetts 
SUBJECTS READOUT AND DIGIT-PLANE DRIVING SYSTEMS - P.B. No. 62 
To: Norman Ho Taylor 
From: W. Canty and S. Pine 
Dates May 28, 19S3 
Abstract: This note contains a survey of the existing readout and digit-plane 
driving systems as well as a survey of some of the more promising 
new systems that are proposed. Preliminary block diagrams with 
weak and strong points of each system are also included.. 
Introduction 
In order to make an evaluation of readout and digit-plane driving 
systems, certain basic assumptions have been made to establish a starting point 
of this investigation. They ares 
1. Storage Medium - it is assumed that small ferrite rings approxi-
mately 0.090 inches O.D., 0.0& inches I.D., and 0.030 inches thick will be 
used as the storage medium-
2. Selection System - it is assumed that the memory will be of the 
coincident-current single-turn type using digit-plane winding currents for in-
hibition of write-current pulses, and using 2:1 current ratios. 
3o Readout System - it is assumed that the readout system will be 
destructive. Cores holding a ONE will induce a voltage pulse in a sense winding, 
threaded through cores in each memory plane, when interrogated by a read current 
pulse of essentially the same shape and amplitude as the write pulses. 
READOUT SYSTEMS 
Proposed Readout Schemes 
1. Single Sensing Winding (Fif . 1-A) 
This schemo i s the present system of read-write r s lag one >«neing 
winding and one sensing amplifier per plane. The output of the sensing ampli-
f ie r i s to be a positive-going pulse applied to the negatively-biased suppres-
sor grid of a gate tube. A strobing pulse wi l l determine the point of samplingo 
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The present MTC sensing amplifier consists of f> tubes; 3 stages of 
amplification, a phase inverter, and a cathode follower. The amplifier gain 
is from 2^0 to 1000. Rise time is approximately 0.3 u.second and bandwidth is 
2 rncps. 
If specially-designed pulse transformers were available, the sensing 
amplifier design might be reduced to two stages of amplification and a cathode 
follower. 
2. Multiple Sensing Windings (Fig. 1-B) 
This is the same scheme as (1) except that the sensing winding is di-
vided into N number of sections with one sensing amplifier for each section. 
This requires N times as many sensing amplifiers and tubes as scheme 1. Con-
sidering equal size planes, the delta noise per sensing amplifier would be 
reduced over that in scheme 1 by a factor of 1 over the square root of the num-
ber of sections. 
3. Post-Write Disturb (Fig. 2-A) 
This consists of scheme 1 or 2 with an added post-write disturb pulse. 
The post^write pulse can be generated by the digit-plane driver or by a separate 
driver. The duration of the post-write pulse is from l/2 to 2/3 of the switch-
ing time. This results in a much-improved signal ratio. 
If the digit-plane driver is used for post-writing, no added tubes or 
components in the memory system are required. The addition of the extra pulse, 
of course, increases the overall memory cycle time by that amount. 
U. Staggered Read (Fig. 2-B) 
The start of the read pulse is staggered, i.e., the read pulse on one 
coordinate line is delayed. This will result in having tba half-—laotad oar* 
outputs along one coordinate line reach a maximum and decay to a aaall —fill 
tude well before the point of sensing. Effectively, this reduces the delta 
noise to one-half that of scheme 1. 
A negligible amount of additional tubes or components are required in 
the memory system. The memory cycle time will be increased by approximately one-
half the switching time of the core and the information readout time will be 
increased by a factor of 2. 
J>. Same-Polarity Double-Read and Compare (Fig. 3-A) 
This method requires a double read pulse. The first readout is de-
layed and then compared with a second readout in a difference amplifier. If 
the same noise is read out both times, they should cancel, leaving only a ONE 
for a core holding ONE or nothing for a core holding ZERO. A post-write dis-
turb pulse is necessary to assure that each core produces the same half-
selected output during both readouts. This results 1:. an increased memory 
cycle time of over 1.6 times that of scheme 1 while the information readout 
time is increased at least L times. 
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6. Opposite-Polarity Double-Read and Compare (Fig- 3-B) 
This method is similar to scheme 5 except that the second read pulse 
is opposite in polarity to the first. This allows the use of a magnetic-matrix 
switch or transformer driver• The first read is delayed, inverted and compared 
with the second read in the same manner as described in scheme $° The rewrite 
may be as in scheme 1 unless magnetic-core drivers are used, in which case another 
pair of opposite-polarity pulses must be used. The memory cycle time is thus 
increased over scheme 1 by a factor of at least 1<>5 for vacuum-tube drivers, or 
2 for magnetic-core drivers. The information readout time is increased by a fac-
tor of at least li. 
In order to have the delta noise equal during first and second read 
pulses, it will be necessary to half-select all cores in a write direction prior 
to the readout. This further increases the overall operation time. 
With the addition of integration in this sensing scheme it becomes 
essentially that being used at R.CA. Laboratories. Using the integral of the 
outputs mean3 that all "closed-path" noises will be cancelled out. 
7. Single Read with Delay (Fig. h-A) 
If the rise and fall time of the read current pulse are equal, the 
d4/dt producing both delta noise and air-flux noise will be almost equal in 
magnitude and opposite in polarity at the start and finish of the read pulse. 
This noise can be cancelled by proper delay and comparison in a difference 
amplifier. A post-write pulse is necessary so that the core's history will 
assure more complete noise cancellation. The overall time added to the present 
read-write-post-write disturb system is approximately l/3 the duration of the 
read gate while the information readout time may be about 3 times larger. 
8. Combination of Scheme 3 with Others (Fig. U-B) 
The post-write pulse has the pronounced effect of reducing the delta 
noise in the sensing winding and may be incorporated with other methods in re-
ducing the overall delta-noise outputs. Schemes 3 and h would be a good delta 
noise-reducing combination. A disadvantage, though, would be the increase in 
memory-cycle time. The post-write pulse is also necessary with schemes 5 and 
7 in order to assure better noise cancellation. 
DIGIT PLANE DRIVERS 
The Problem 
The insertion of binary information into the memory registers of WWII 
necessitates the use of inhibition pulses supplied to a digit-plane winding of 
each plane in the memory where a ZERO is to be written. These pulses are ap-
proximately the same amplitude and shape as the x and y selection-plane currents.. 
They are applied during the application of x and y write current pulses and nul-
lify the effect of these pulses on the core at the x-y intersection. MTC ex-
perience has indicated the usefulness of a post-write disturb pulse, that is a 
pulse applied to the digit-plane winding of every memory plane, of the same 
amplitude and approximately the same shape as the inhibition pulse. A convenient 
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time to apply this pulse is immediately after the memory write time* The 
po»tH*rite disturb pulse is effective in reducing the "deltaM noise in large 
when certain configurations of ONES and ZEROS are storedo 
Theoretical studies of noise in large arrays predict that a reduc-
tion in noise can also be accomplished by using the post-write disturb pulse 
only on those planes into which a ONE has been written.. This reduction of 
noise is of the same order as that which is obtained by using a post-write 
disturb pulse at the end of each memory read-write cycle irrespective of 
whether a ONE or a ZERO is written. The use of post-write disturb pulses only 
in those planes into which a ONE has been written lends itself nicely to some 
of the digit-plane driving schemes to be mentioned in this report since it 
would be difficult (in these cases) to supply a post-write disturb pulse im-
mediately after an inhibition pulse« The problem as to whether or not a post-
write disturb pulse is to be U3ed or whether a "partial" post-write disturb or 
a "full" post-write disturb system is to be used is largely dependent on the 
nature of the memory cores and the sensing scheme to be used, therefore the 
relative merits of each system will not be discussed further. 
Drawing once more from MTC experience we can list the tentative 




Overshoot or Ripple on 
Top of Pulse 
Inhibit Pulse Duration 
Post-Write Disturb Pulse Duration 
Interval between Inhibit and Post-
Write Disturb Pulses 
Memory Cycle Time 
300 - 500 ma 
0»3 - 0.6 u-second 
*s$ 
approxc 2 ̂ seconds 
approxo 1,5 ̂ second 
may be as small as 
0 ^second 
5 - 1 0 p-seconds 
It may be possible to allow digit-plane currents to vary much more than + $% 
as stated above. In MTC while a "complemented checkerboard pattern" (so called 
worst possible pattern) was being interrogated, the digit-plane driver currents 
could be varied in any one of 3 digits (these were the only ones tried) • 30J? 
from the normal operating current without causing an error° While this Test 
was by no means conclusive it indicates that the above specification on current 
regulation may be too strict. Further study will be needed in this matter. 
The problem at hand is to outline digit-plane driving schemes which 
will meet the above specifications and to list the advantages and disadvan= 
tages of each. 
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The Proposed Systems 
To supply memory plane inhibition and possible post-write disturb 
pulses in WWII, four schemes are hereforth proposed? 
A« Utilizing digit-plane drivers of the type currently used in KTCo 
Inhibition and post-write pulse currents would* flow through a digit-plane 
winding in the plane directly coupled to the plate circuit of the output driver 
stage» This requires that the driver output tubes pass peak currents of ap-= 
proximately 0.5 ampere• A schematic diagram of such a driver which meets the 
tentative specifications above is shown in Fig 60 A block diagram of such a 
system is given in Figo 7° Advantages and disadvantages of this scheme are 
given in Fig, 11» 
Bo Utilizing a digit-plane driver of the same type used in part A 
with the exception that the plate circuit of tn*e output stage is transformer 
coupled to the digl^pTane winding of the memory plane7 Since~b"etter transfer 
of energy to the digit-plane winding is attained, a saving of one of the out-
put tubes in the circuit of figure 1 can be realized. Advantages and disad-
vantages of this system are given in Figo 11. 
Co Essentially the scheme described in part B with diodes in 
transformer secondaryo An objection to the scheme proposed in part B*Ts 
that the negative overshoot on the secondary of the pulse transformer is 
objectionable when applied to a driving line of a memoryo Also if an attempt 
is made to keep the amplitude of this overshoot small by adjusting transformer 
parameters a long time is taken for the overshoot to disappear completely and 
the transformer is PRF sensitive. A means of overcoming either of these two 
faults might be to place a ± ode either in series or parallel with the trans-
former secondaryo Advantages and disadvantages of this system are given in 
Fig, llo 
Do Utilizing switch cores 1 No experience has been gained with this 
type system, therefore a more detailed explanation will be given* Switch cores 
of the type now under investigation for use in x and y selection-plane driver 
systems could be used here. A block diagram is shown in Figo 8 and a timing 
diagram in Figo 9 while a schematic diagram of the system is shown In Figo 10o 
The operation of the system is as followss Control Pulses are (see Figo 9) 
applied from a current source. The first pulse which occurs during the memory 
write time causes the switching of unbiased cores and a resulting inhibition 
pulse is applied to each digit plane where a ZERO is to be written. A removal 
of bias on all cores during the Post-Write Disturb time allows a second posi-
tive pulse in the control winding to switch cores not previously switched and 
thus a post-write disturb pulse is applied to those digit planes into which a 
ONE was just written, A negative pulse applied to the control winding resets 
all switch cores to their original state, A Junction diode in the output line 
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of each core prevents the reset pulse of each core from being applied to the 
digit-plane winding of the memory planes. Advantages and disadvantages of 
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